Deassert

The controller deasserts this line to allow the talker to place status or data on the data bus.

It therefore inserts a wait state into the third data phase by deasserting IRDY# at the start of clock cycle four.

The third requirement is to deassert the outputs to their inactive state in response to the input conditions being satisfied.